Abstract-This paper presents an analysis of physical mechanisms related to operation and optimization of interdigitated back contact (IBC) poly-silicon-based devices. Concepts of carrier selectivity and tunneling are used to identify the parameters that impact on the fill factor. Then, based on technology computer-aided design (TCAD) numerical simulations, we describe the device performance in terms of transport and passivation. A validation of the model is performed by matching measured and simulated R, T, and external quantum efficiency spectra and electrical parameters. As result of such process, the opto-electrical losses of the reference device are identified. Then, we execute a study of the impact of process parameters on the performance of the IBC device under analysis. Assuming a uniform SiO 2 layer, simulation results reveal that both n-type and p-type poly-Si contacts can be theoretically perfect (i.e., approx. lossless), if assuming no interface recombination but considering tunneling of both carrier types. In other words, there exists an optimum oxide thickness (1 nm) for which majority carriers tunneling works already very well, and minority tunneling is still low enough to not result in significant recombination. Moreover, SiO 2 thickness up to maximum 1.6 nm is crucial to achieve high efficiency. Regarding rear geometry analysis, the efficiency curve as a function of emitter width peaks at 70% of pitch coverage. Further, it is shown that diffused dopants inside crystalline silicon make the device resilient to passivation quality. Finally, the calibrated model is used to perform an optimization study aiming at calculating the performance limit. The estimated performance limit is 27.3% for a 100-μm-thick bulk, 20-nm-thick poly-silicon layers, silver as rear contact, and double ARC.
I. INTRODUCTION
C RYSTALLINE silicon (c-Si) solar cells are leading the actual photovoltaic (PV) market due to abundance of raw material, stability, technological development, conversion efficiency, and cost effectiveness [1] . Simultaneously, the PV market aims at reducing costs of generated electrical power by increasing solar cells efficiency and minimizing production cost. To achieve this objective, research and development groups devoted several works on novel concepts to reduce device recombination losses and on advanced solar cell architectures [2] . Concerning solar cell architectures, interdigitated back contact (IBC) concept stands as the main option to demonstrate remarkable efficiencies [3] - [8] owing to the absence of front shading contact. To increase the conversion efficiency of solar cells, it is crucial to reduce the recombination losses that are typically related to highly defective metal/semiconductor interfaces in conventional homo-junction devices. One approach to quench such recombination losses consists in reducing metal/c-Si interface using point contacts. However, this approach demands additional lithography steps with still limited open-circuit voltage V oc [9] - [11] (below 700 mV). On the other hand, passivating carrier-selective contacts (CSCs) effectively reduce such recombination losses, demonstrating high V oc well above 715 mV for high- [12] - [14] and low-temperature processes [6] , [8] , [15] - [17] . High-thermal budget CSCs commonly deploy a thin SiO 2 passivating layer beneath highly doped poly-silicon (alloys). This approach is of particular interest owing to its compatibility with industrial thermal budgets. Moreover, recent results report outstanding V oc values well above 700 mV [14] , [18] - [25] , anticipating conversion efficiency above 26% [3] when combining CSCs with IBC solar cell architecture. Like silicon heterojunction (SHJ) contacts based on hydrogenated amorphous silicon, the core of such high-efficiency devices stands on transport mechanisms. Several studies have been reported to explain the inner physics of poly-silicon (polySi) based CSCs. Accordingly, two different approaches have been proposed to describe transport though the thin oxide layer: carrier transport via pinhole in oxide layer [26] , [27] , and tunneling of carriers trough ultra-thin oxide layers [28] , [29] . In the first case, pinholes are formed by increasing the annealing temperature above 1000°C in oxide layers above 2 nm [20] . In the second case, the transport of carriers is described by tunneling through a potential energy barrier built by an oxide layer around 1.5 nm thick [22] , [30] - [33] , implying process temperatures lower than 950°C. It is worth noting that several studies within state-of-the-art complementary metal oxide semiconductor (CMOS) devices [34] - [40] confirm that leakage currents though thin dielectrics are based on tunneling. In such a context, theoretical works describing transport mechanisms have been carried out to explain the potential of CSCs based on oxide as passivating layer [28] , [41] for front and rear contact structures.
Here, based on an advanced two-dimensional opto-electrical model, we investigate the mechanisms leading to main losses in poly-Si-based IBC reference solar cell [22] . After, we identify the main competitive physical mechanisms that are related to process fabrication and enable high fill factor (FF) and V oc .
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Finally, we present the ultimate potential of poly-Si-based CSCs combined with IBC architecture. It is worth noting that our simulation platform assumes that CSC transport is exclusively based on direct tunneling through a uniform tunneling oxide layer [28] , [41] neglecting pinhole-based transport contribution [26] , [27] , [42] , [43] . Such a methodology has been successfully applied to advanced semiconductor devices design and processes [34] - [40] , [44] - [46] , from which material properties like tunneling masses and thermionic emission parameters are also taken [34] . In this paper, we do not perform an extensive experimental characterization to assess the applicability of contradicting transport mechanisms (tunneling or pinholes) for solar cell devices processes [47] , [48] . Accordingly, the presented results and conclusions should be interpreted taking this in account.
II. CONTACT SELECTIVITY AND TRANSPORT

A. Contact Selectivity
Considering the definition of contact selectivity (S) proposed in [49] at the latest portion of c-Si, beneath the tunneling oxide interface, we have
where n and p are electrons and holes concentration, and μ e and μ h are electron and hole mobility, respectively. As in c-Si μ n and μ p are in the same order of magnitude, the fundament of high selectivity stands on the asymmetric carrier concentrations at the interface [49] . Accordingly, the contact selectivity is maximized by increasing the carrier concentration of one type of carriers and dually decreasing the concentration of the other. Since selectivity and transport of poly-Si-based CSC are symmetrical for collecting electrons or holes (see Fig. 1 ), we describe physical mechanisms related to electrons in the conduction band as reference. Such an assumption is here valid as poly-Si features a bandgap close to that of c-Si; then, similar phenomena are expected for holes in the valence band.
In general, carrier concentrations at c-Si/SiO 2 interface are so defined
where N C is the density of states in the conduction band for electrons, E f n,cSi stands for quasi-Fermi energy level of electrons at c-Si/SiO 2 interface, E C,cSi is the conduction band energy, N D is the donor density, and Δn is the free carrier injection density. Thus, for n-type contact and at the c-Si/SiO 2 interface, n is maximized when ΔE e = E C,cSi − E f e,cSi is a negative number, meaning that E C,cS i < E f e,cS i while for p-type contact and at the c-Si/SiO 2 interface, p is maximized when ΔE h = E f h,cSi − E V ,cS i is negative, in other words E V ,cS i > E f h,cS i . This can be attained by maximizing the band bending in c-Si leveraging on the built-in voltage V bi [50] . In case of SHJ, to induce a strong c-Si band bending, the contact material fabrication process allows flexibility to set the proper Fermi energy for maximized V bi at low temperature [50] . If contact material properties do not allow a strong band bending (i.e., poly-Si alloys), n and p can be also maximized with the support of active dopants diffused inside c-Si as a result of dopants activation temperature [51] . Importantly, according to (2) , ΔE e and ΔE h are also minimized if doping peak concentration at c-Si/SiO 2 interface is higher than N C (3.2 × 10 19 cm −3 ) for n-type contact and higher than N V (1.8 × 10 19 cm −3 ) for p-type contact, thus maximizing contact selectivity.
B. Tunneling
In CSCs-IBC solar cells, the collection of carriers involves transport through two heterointerfaces. Poly-Si CSC interfaces consist of 1) c-Si passivated by a thin SiO 2 layer subsequently 2) covered by a highly doped poly-Si layer. Such structures exhibit peculiar discontinuities in the band diagram [see Fig. 1 (a) and (b)]. Assuming a uniform (i.e., no pinholes) SiO 2 layer, carrier collection is described by tunneling transport mechanisms. These mechanisms describe the transport of carriers with enough energy to cross through a potential energy barrier. The energy of carriers, the occupied and free states in both sides of the barrier, and the energy barrier are therefore crucial parameters. As described by Ieong et al. [45] , the tunneling for transport of electrons and holes is, therefore, related to the local generation rate G as follows:
where A stands for Richardson constant, T is temperature, k is the Boltzmann constant, ξ is the electrical field, Γ(r ox ) is the tunneling probability in SiO 2 layer, ΔE e is the energy of collecting carriers at c − Si/SiO x interface with respect to Fermi energy (E e,cS i − E f e,cS i ) of electrons in the conduction band and E f e is the quasi-Fermi level of electrons at each side of energy barrier, either c-Si/SiO 2 (c-Si) or doped poly-Si/SiO 2 . The subscripts n indicates n-type contact. The term inside the logarithm correlates the density of filled states and free states at each side of energy barrier [34] . As the density of filled states at the c-Si/SiO 2 interface is associated with (2), maximizing collecting carrier density improves the transport of carriers. In case of poly-Si CSCs, such an effect is achieved thanks to active dopants inside c-Si. It is worth noting that transport of carriers in poly-Si CSCs is deployed in the conduction (valence) band for n-type contact (p-type contact) featuring the so-called direct tunneling. The tunneling probability Γ(r ox ) is calculated by following Wentzel-Kramers-Brillouin approximation
where is the reduced Planck constant and ψ e (r) is the electrostatic potential in terms of potential barrier profile along the position r for electrons, and m e are the tunneling masses of electrons and holes. Technology computer-aided design (TCAD) Sentaurus considers a complex state-of-the-art model detailed in [45] and [52] to describe transport through heterointerfaces by tunneling. However, the purpose of this paper is to only identify parameters affecting the collection of carriers through tunneling oxide in poly-Si based CSCs. For this reason, we assume an exceptionally simplified thin oxide energy barrier as a rectangular barrier defined by a potential energy E B and oxide thickness r ox (see Fig. 1 ). With such an assumption, we account similar bandgap for poly-Si and c-Si. Then, (4) is simplified to
Interestingly, r ox , m e , m h , E B e , and E Bh have an exponential impact on Γ(r ox ), which contribute to define the current behavior [34] , [45] , [52] through G e and G h . From this approach, m e , m h , E B e and E B h are the parameters inherent to the dielectric material used as tunneling oxide (uniform SiO 2 ), but r ox is related to device process. Fig. 2 . Sketch of the simulation domain accurately describing the features of our IBC architecture [22] , [53] . The absorber bulk is c-Si n-type. Front side is randomly textured and covered by thermal SiO 2 /SiN x as ARC. The textured front side is passivated by a lowly doped FSF. The flat rear side consists of the n-type contact stack (SiO 2 /highly doped n-type poly-Si/Al) and the p-type contact stack (SiO 2 /highly doped p-type poly-Si/Al). Both contacts are separated by a gap consisting of quarter of 1-μm-wide radius circumference. Fig. 2 shows the two-dimensional (2-D) cross section of the poly-Si IBC solar cell symmetry element used to perform optoelectrical simulations. The model has been developed based on a reference IBC solar cell featuring a 280-μm thick, 5-Ω·cm resistivity FZ c-Si n-type wafer and a 650-μm-wide pitch [22] . Consistent with processed device, the front interface is texturized by random pyramids and covered by a thermal SiO 2 and a SiNx deposited by plasma enhanced chemical vapor deposition (PECVD) as anti-reflective coating (ARC).
III. SIMULATION METHODOLOGY
Similar to [53] , the front texturing was modeled by a sequence of triangles with a fixed base angle of 54.7°related to the wetetching process, featuring a maximum height of 5.6 μm. The rear hole-and electron-selective contact interfaces are planar and disconnected by a 1-μm-large curved gap that results from the self-aligned process [22] . To passivate the rear side of c-Si absorber bulk, a 1.5-nm-thick tunneling SiO 2 layer is formed by means of nitric acid oxidation of silicon [54] . The front surface field (FSF) is formed by phosphorus implantation. The n-type contact and the p-type contact are formed by 250-nmthick low pressure chemical vapor deposition (LPCVD) poly-Si subsequently implanted with P and B, respectively [22] , then annealed at 950°C and finally hydrogenated. Doping profiles were extracted from electrochemical capacitance measurements to obtain the doping profiles of the reference IBC solar cell [22] .
A. Models and Parameters
The device model has been developed on finite element numerical simulator TCAD Sentaurus [52] , according to the geometrical and physical parameters of the reference poly-Si IBC cell. The simulation approach is similar to the one described in [53] . Thus, the optical simulation is performed by using the internal ray-tracing model and free-carrier absorption (FCA) has been modeled assuming the doping concentration as carrier concentration [55] . The electrical simulation is based on a driftdiffusion model, using state-of-the-art models [56] , [57] for AM1.5G illumination [58] . It should be noted that optical and electrical simulation share the same simulation domain, then the 2-D optical generation rate obtained from the optical simulation is directly set into the electrical simulation stage [53] . A summary of parameters of the processed device used in this paper is presented in Table I .
The calibration of Shockley-Read-Hall (SRH) bulk and surface recombination parameters [bulk lifetime τ bulk and surface recombination velocity (SRV)] were extracted from the validation process in which we compared simulated and measured current density-voltage (J-V) and external quantum efficiency (EQE) curves. Since our reference poly-Si IBC solar cell was processed at temperatures around 950°C, we assume that the collection of carriers in poly-Si CSCs is characterized by tunneling mechanisms [28] , [29] . These were modeled according to the non-local model implemented in TCAD Sentaurus [52] .
B. Validation
The setup opto-electrical platform was used to simulate reflectance (R), EQE, transmittance (T), and J-V curves related to the real device. Accordingly, the device model was calibrated in terms of SRH parameters, which are not material dependent [53] . Fig. 3 shows the comparison between the measured and simulated R, T and EQE spectra. Similarly, Fig. 4 depicts the comparison between the measured and simulated J-V curves.
In general, we observed a good agreement between simulated and measured data in both spectral behavior and electrical characteristics, confirming that our simulation platform describes accurately the physical mechanisms occurring in the reference device, including tunneling models.
IV. SIMULATION RESULTS
A. Optical and Electrical Loss Analysis
Resulting from the validation, we identified and extracted the main losses affecting the conversion efficiency of the reference device. These mechanisms were spectrally analyzed in the wavelength range between 300 and 1200 nm. We estimated R, T, free FCA and parasitic absorption in front SiN x and in metallic contacts. Then, recombination losses were evaluated. Fig. 5 shows the quantification of optical and electrical losses for the reference poly-Si IBC solar cell. Considering AM 1.5G spectrum, every loss contribution was estimated in terms of implied current density (mA/cm 2 ). Main losses were due to recombination (2.41 mA/cm 2 ), reflectance (2.05 mA/cm 2 ), and FCA (1.33 mA/cm 2 ) [see Fig. 5(a) ]. Looking into the recombination losses, they were mainly localized at front interface (41%) and c-Si bulk (51%) [see Fig. 5(b) ]. Table II summarizes the recombination parameters, allowing for model calibration. At n-and p-contact interface, such values match with those calculated from symmetrical samples [22] . However, it was revealed that main losses occur at the textured front interface (SRV F = 5000 cm/s). Considering the relatively low J o,FSF = 31 fA/cm 2 reported in [22] for a symmetrical test sample, this effect is ascribed to the introduction of interface defects during the patterning process. Improved the cleanliness of such process, to enhance the passivation quality at the textured front c-Si, a thin intrinsic amorphous silicon layer was deposited on top of the textured FSF followed by a SiN x ARC layer. When compared with the solar cell used as a reference in this paper, a ΔJ sc = +1.5 mA/cm 2 was recorded, leading to a + 0.9% abs in conversion efficiency [5] . After validating the opto-electrical platform and estimating main losses of the reference poly-Si IBC solar cell, we performed a set of simulations to identify the main parameters that influence and limit the performance of the reference device. Therefore, we kept constant parameters inherent to material properties in SiO 2 and poly-Si layers while we calculated the conversion efficiency as a function of the thin oxide thickness and of the rear geometry. Further, to assess recombination mechanisms, we estimated the influence of passivation quality at c-Si interfaces on solar cell performance.
The effect of each individual parameter was assessed by varying only one parameter at time and keeping constant the others according to Tables I and II . Additionally, to evaluate the potential performance of the solar cell, simulation results include two scenarios: reference device parameters, and almost ideal parameters but still realistic state-of-the-art technology (see Table II ). Note that transport effects are quantified in terms of FF and recombination effects are apparent in terms of V oc and J sc values.
B. Transport 1) Tunneling Oxide Thickness:
As mentioned in Section II, SiO 2 thickness r ox exponentially influences the tunneling transport of carriers in terms of tunneling probability Γ in (3) and (5), (8) , and (9) . Such an effect is apparent in Fig. 6 , depicting the strong degradation of FF and η when r ox increases. A sharp efficiency decrease is observed for oxide thickness values larger than 1.6 nm. A reduction of r ox from 1.6 to 1.5 nm improves efficiency by 2.5% abs , while a further decrease of r ox from 1.5 to 1 nm enhances the efficiency by another 0.7% abs . As mentioned in Section II-B, the generation rate associated with tunneling (3) depends on the potential barrier size, the filled states, and the available states in both sides of such a barrier. The variation of tunneling oxide thickness affects not only the collection of collecting carriers, but also the transport of non-collecting carriers. Therefore, Fig. 6 reports that the conversion efficiency and FF are maximized for 1 nm r ox . The decrease in efficiency for r ox < 1 nm is explained in terms of less effective barrier for non-collecting carriers. Indeed, reducing r ox , contact passivation becomes less effective and carrier collection tends to be similar to homo-junction devices with lower V oc . On the other hand, the decrease in efficiency for r ox > 1 nm is explained by the reduced transport of collecting carriers in terms of lower tunneling probability. It is worth noting that for semiconductor applications r ox thicknesses within 0.9 and 1.5 nm thickness are attainable depending on oxidation method [59] , [60] .
In general, higher η are achieved for 1-nm-thick r ox due to the improvement of transport of collecting carriers through the energy barrier of the layer, keeping an effective barrier for transport of non-collecting carriers. This effect emphasizes the sensitivity of solar cell transport to SiO 2 thickness, becoming critical at 1.6 nm. In particular, a 1-nm-thick r ox maximizes the conversion efficiency to 22.1%, assuming extracted recombination parameters, and to 25.9% considering ideal parameters case.
2) Rear Geometry: Typically IBC solar cells deal with lateral transport for collecting carriers [61] - [63] in terms of rear side geometry. Thus, to evaluate the impact of lateral transport on our poly-Si IBC device, we performed a set of simulations varying the p-type contact width, keeping constant the pitch and the connecting gap. In other words, smaller p-type contact fingers (emitter) entail a wider n-type contact fingers (back surface field) and vice versa. Simulations were run for a range of p-type contact (n-type contact) width from 150 to to 440 μm (from 500 to 210 μm), assuming constant all the other parameters. Accordingly, the equivalent so-called p-type contact coverage is changed from 20% to 84%. Fig. 7 shows J sc , V oc , FF, and η as a function of p-type contact width for both the reference and the ideal poly-Si IBC devices. In general, the so-called electrical shadowing effect for homo-junction IBC solar cells [62] , [64] is almost negligible as J sc and V oc trends demonstrate in Fig. 7(a) and (b) in case of the ideal device. Indeed, differently than IBC homo-junction solar cells, IBCs with CSC feature similar passivation for both contacts, then J sc and V oc are almost independent from rear side geometry. However, it is worth noting that in case of the reference device, recombination effect becomes apparent in J sc , thanks to the dominant front recombination calculated for reference device (see Table II ). Interestingly, a bell-shaped curve is observed in FF case featuring a clear maximum value at 78.4% (82.4%) for a p-type contact width of 452 μm (or 69% pitch coverage) for reference (ideal) device. Such a trend reveals transport issues occurring in thin oxide layer as a result of crowded tunneling current in case of electrons for smaller n-type contact width and crowded tunneling of holes in case of small p-type contact. Hence, the maximum FF results from the tradeoff between tunneling currents of electrons and holes in terms of optimal p-type contact coverage. Looking into Fig. 7(c) and (d) , the trend of FF dictates that of η, which tops at 21.5% (25.2%) for the p-type contact width value 452 μm (70% of p-contact coverage in case of both reference and ideal devices). Such a trend is reported in detail in Fig. 7 (e) for FF evaluated for different pitch values and p-contact over pitch coverage. In fact, the FF is optimal for p-contact over the pitch coverage of 70%. Similar to c-Si IBC homo-junction and heterojunction solar cells [50] , [53] , [62] , [63] , small pitch values increase FF.
C. Passivation Quality
In this section, the effect of passivation quality on solar cell performance is investigated. To do so, we evaluated V oc and η as functions of SRV at the p-type contact (SRV p ), n-type contact (SRV n ), and front (SRV F ). It is worth noting that SRV is related to defects at c-Si interface and can be reduced depending on interface treatment to values below 1 cm/s [65] . In each case, we varied the SRV in the range between 0.1 and 1 × 10 6 cm/s (see Fig. 8 ). In case of n-type and p-type contact interfaces (see Fig. 8 left and center), a similar behavior is observed. The V oc and η of the reference (ideal) device are almost constant close to maximum values at 690 (732) mV and 21.4% (25.15%) for SRV values lower than 1 × 10 4 cm/s. However, for SRV values larger than 1 × 10 4 cm/s, V oc and η strongly decrease. This effect is ascribed to the doping profile that extends inside c-Si [22] , thus inducing an electrical field passivation [62] that is effective for SRV values up to 1 × 10 4 cm/s. Similarly, in case of textured front c-Si interface, the reference device features an implanted doping profile that sets up a high-low homojunction. This induces an electric field passivation that keeps V oc and η from massively decreasing for SRV F values up to 1 × 10 3 cm/s [66] . For SRV F values beyond such a threshold, V oc and η strongly decrease. Such a trend is different in case of the ideal device. In fact, in absence of FSF, V oc and η strongly depend on SRV F [53] , allowing high performance only for SRV F value in the range of 1 cm/s. After this sensitivity analysis, the estimated maximum conversion efficiency is limited to 22.38% for the reference device, while it is 25.2% for the ideal device with no-FSF. This difference is mainly caused by the presence of doped FSF in the reference IBC device that increases the intrinsic recombination as a drawback if SRV F is lower than 10 cm/s [see Fig. 8(c) ].
D. Performance Limit
In this section, we performed an optimization study of polySi-based IBC solar cell. Accordingly, we considered the parameters of the ideal device (see Table II ) featuring r ox = 1 nm. This way we reduce the potential barrier and, therefore, improve the transport of carriers through the SiO 2 layer. With this assumption, η = 25.9% (see Fig. 6 ) was calculated. However, the in-diffused doping profile exceeds the doping peak value that maximizes the carrier concentration at interface as discussed in Section II. Indeed, measured doping peak concentration is 1 × 10 20 cm −3 [22] while required values are 3.2 × 10 19 cm
for donors (n-type contact) and 1.8 × 10 19 cm −3 for acceptors (p-type contact). In this condition, both selectivity and Auger recombination are enhanced; therefore, a precise doping profile has to be enforced. In this respect, a shallow Gaussian doping profile with 50-nm-deep junction and doping peak 2 × 10 19 cm −3 was assumed as optimal, resulting in η = 26.3% (Optimized design #1 in Table III) .
This device is limited by intrinsic recombination in the absorber bulk. To reduce intrinsic recombination, two alternatives are possible: increase bulk resistivity (reduce doping) and/or reduce bulk thickness. To keep the same bulk resistivity with respect to the reference device, we analyzed the impact of the thickness of the absorber bulk on η, J sc and V oc for both Al and Ag as rear contact materials. Looking at the top panel of Fig. 9 , J sc increases as the bulk thickness increases while V oc decreases. When the bulk thickness increases, the enhancement in J sc is attributed to the rise of absorbed photons while the V oc degradation is due to the increase of intrinsic recombination. While the trend of V oc is not affected by different back reflectors, the trend of J sc in case of Ag contact is sensibly higher than the counterpart based on Al. Thus, the V oc contribution dominates the trend of conversion efficiency, but the choice of the rear contact material sets the absolute η values. In our study, we did not simulate solar cells based on wafers thinner than 100 μm for two main reasons. First, our optical simulation framework might require additional calibration due to the multiple reflection correction reported in [53] . Second, pursuing high efficiency for wafers thinner than 100 μm is currently not industrially relevant [1] and might negatively affect the FF of manufactured devices owing to mechanical stress [8] . Thus, we considered that 100 μm is the bulk thickness that maximizes the efficiency (Optimized design #2 in Table III) , exhibiting V oc = 754 mV. Such V oc value is around 7 mV lower than c-Si V oc limit [67] due to intrinsic recombination associated with doping on bulk and buried doping profiles at contact interfaces. Besides, as anticipated, the effect of switching the rear reflector from Al to Optimized design #1 shows the best calculated efficiency in the same process framework of the fabricated reference device, #2 refers to optimization allowing different bulk thickness, #3 refers to contact material, #4 refers to optimized metal contact patterning and poly-Si thickness, and #5 refers to double ARC. Table II ).
Ag increases the J sc value by 0.3 mA/cm 2 and η by 0.25% abs , leading to η = 26.9% (Optimized design #3 in Table III) .
To further improve the conversion efficiency aiming at reducing FCA losses, we carried out a set of simulations to optimize the poly-Si thickness (r poly ) and metal contact coverage. The optimization process was deployed according to [53] . In general, by decreasing r poly , J sc is improved due to FCA losses reduction, but the lateral transport losses in the poly-Si increase. However, lateral transport in poly-Si depends also on the contact coverage that it is linked to metal parasitic absorption. In fact, within this optimization process, three competitive mechanisms are identified. The first is that FCA decreases by decreasing poly-Si thickness. The second is that lateral transport loss decreases by increasing metal contact. The third is that metal parasitic absorption increases by increasing metal contact. The optimization process resulted in ΔJ sc = +0.25 mA/cm 2 and η = 27.1% for a 20-nm-thick poly-Si thickness and 80% contact coverage (Optimized design #4 in Table III) . We note that in case of using oxide thickness thicker than 1 nm and up to 1.6 nm, optimized J sc and V oc values remain, but FF changes as reported in Fig. 6 , since the performance of the device becomes limited by transport through tunneling oxide.
At this point, optical losses can be potentially reduced by applying a more advanced double ARC [68] . Deploying an additional 100-nm-thick MgF 2 layer [69] , [70] on the standard SiN x , we improved the J sc of our simulated poly-Si IBC device by 0.23 mA/cm 2 . The optimized design #5 in Table III summarizes the best external parameters found in this paper: J sc = 41.7 mA/cm 2 , V oc = 754 mV, FF = 86.7%, and η = 27.3%. Interestingly, similar values are calculated for optimized IBC solar cells with SHJ scheme [50] , thus revealing similar potential performance for both type of CSCs. After this optimization process, we note a clear reduction of recombination losses that improves both V oc and J sc . On the other hand, pure optical losses (R + T and Abs parasitic ) are essentially unaltered even for the optimized 100-μm-thick bulk (see Fig. 10 ). In fact, if the dual ARC quenches primary reflectance, the deployment of Ag rear reflector, together with thinner bulk, increases the rear Table III (optimized design #5). reflectance, augmenting the chance for long wavelength light to escape the device. At the same time, thinner doped poly-Si layers not only drastically decrease the FCA, but also enable Ag to absorb more light parasitically.
V. CONCLUSION
The impact of main process-related parameters on the performance of IBC solar cells featuring poly-Si CSCs was studied here. Carrier selectivity and tunneling concepts were used to identify the parameters affecting transport in terms of FF. It was identified that carrier density at c-Si/SiO 2 interface together with oxide thickness affects the collection of carriers. For an efficient transport, carrier concentrations at interface are supported by in-diffused dopants from highly doped poly-Si layers resulting from a high-temperature process. Our simulation framework based on TCAD Sentaurus was validated by comparing the measured and simulated R, T, and EQE spectra, and electrical parameters of a reference device. As result of the calibration process, the opto-electrical losses were quantitatively and qualitatively identified. Main losses were related to recombination, of which 41% due to the front surface and 51% due to the bulk. The calibrated model was afterward devoted to analyzing the impact of process parameters on the performance of our reference IBC device. The parameters under study were SiO 2 thickness, rear side geometry, and passivation quality at front and rear surfaces. Aiming at exploring the potential conversion efficiency of our architecture, we looked at both the reference device and an ideal device, featuring outstanding bulk lifetime and passivation quality (τ bulk = 10 ms and SRV = 0.1 cm/s) with no FSF. Simulation results revealed that SiO 2 thickness beyond 1.6 nm forbids to achieve high efficiency, due to transport degradation ascribed to the strong decrease in tunneling probability of collecting carriers. Indeed, SiO 2 thickness < 1.6 nm improves the transport of collecting carriers. On the other hand, SiO 2 thickness < 1 nm enables also the transport of non-collecting carriers, thus increasing contact recombination. Therefore, we identified an optimum oxide thickness of 1 nm that allows the tunneling of collecting carriers while still concurrently restricting tunneling of non-collecting carriers. For 1-nm-thick SiO 2 , η = 25.9% was calculated. Additionally, we observed that the efficiency curve as a function of emitter width exhibits a bell shape with a clear maximum value for a p-type contact width over a pitch ratio of 69%. We also found that the n-type contact, p-type contact, and FSF doping profiles inside c-Si enhance the electrical field passivation. Therefore, V oc and η are almost insensitive to SRV values up to 1 × 10 4 cm/s in case of n-type and p-type contact and up to 1 × 10 3 cm/s in case of FSF. Keeping 1-nm-thick tunneling SiO 2 , engineering the doping profile of both emitter and BSF and switching from 280 to 100-μm-thick bulk, the calculated potential conversion efficiency was raised to 26.7%. Following further optimizations that touched upon poly-Si thickness (20 nm), metal contact material (Ag), metallization fraction (80%), and double ARC (SiN x /MgF 2 ), an ultimate efficiency of 27.3% was simulated.
Our simulation methodology assumes that transport through uniform thin SiO 2 layer is exclusively described by tunneling concepts neglecting pinhole-transport contribution. In particular, the followed modeling approach has been successfully deployed for the design of advanced semiconductor devices and related processes. In this paper, we have not performed extensive experimental characterization to assess the applicability of contradicting transport models (tunneling, pinholes or both). Accordingly, presented results should be interpreted considering this assumption in mind.
